FAIRCHILD

SEMICONDUCTOR

MM74C174 Hex D-Type Flip-Flop

General Description

The MM74C174 hex D-type flip-flop is a monolithic complementary MOS (CMOS) integrated circuit constructed with N- and P-channel enhancement transistors. All have a direct clear input. Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clear is independent of clock and accomplished by a low level at the clear input. All inputs are protected by diodes to V_{CC} and GND.

Features

■ Wide supply voltage range: 3.0V to 15V ■ Guaranteed noise margin: 1.0V

October 1987

Revised January 1999

- High noise immunity: 0.45 V_{CC} (typ.)
- Low power TTL compatibility:
 - Fan out of 2 driving 74L


Ordering Code:

Order Number	Package Number	Package Description
MM74C174M	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
MM74C174N	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
Device also available i	n Tape and Reel Specify I	av appending suffix letter "X" to the ordering code

Truth Table

and Reel. Specify by appending suffix letter "X" to the ordering


Connection Diagram



	Inputs		
Clear	Clock	D	Q
L	Х	Х	L
Н	Ŷ	н	н
Н	\uparrow	L	L
Н	L	х	Q

MM74C174 Hex D-Type Flip-Flop

© 1999 Fairchild Semiconductor Corporation DS005899.prf www.fairchildsemi.com



Absolute Maximum Ratings(Note 1)

Voltage at Any Pin	–0.3V to V _{CC} +0.3V
Operating Temperature Range	$-40^{\circ}C$ to $+85^{\circ}C$
Storage Temperature Range	$-65^{\circ}C$ to $+150^{\circ}C$
Power Dissipation (P _D)	
Dual-In-Line	700 mW
Small Outline	500 mW
Operating V _{CC} Range	3.0V to 15V

Absolute Maximum V_{CC} Lead Temperature (Soldering, 10 seconds)

for actual device operation.

(Soldering, 10 seconds) 260°C
Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The Electrical Characteristics table provides conditions

DC Electrical Characteristics

Min/Max limits apply across temperature range unless otherwise specified

Parameter	Conditions	Min	Тур	Max	Units
смоз		I			
Logical "1" Input Voltage	$V_{CC} = 5V$	3.5			V
	$V_{CC} = 10V$	8.0			V
Logical "0" Input Voltage	$V_{CC} = 5V$			1.5	V
	$V_{CC} = 10V$			2.0	V
Logical "1" Output Voltage	$V_{CC} = 5V, I_{O} = -10 \ \mu A$	4.5			V
	$V_{CC} = 10V$, $I_{O} = -10 \ \mu A$	9.0			V
Logical "0" Output Voltage	$V_{CC} = 5V, I_{O} = 10 \ \mu A$			0.5	V
	$V_{CC} = 10 V$, $I_{O} = 10 \mu A$			1.0	V
Logical "1" Input Current	V _{CC} = 15V, V _{IN} = 15V		0.005	1.0	μΑ
Logical "0" Input Current	$V_{CC} = 15V, V_{IN} = 0V$	-1.0	-0.005		μΑ
Supply Current	$V_{CC} = 15V$		0.05	300	μΑ
TL INTERFACE	·				
Logical "1" Input Voltage	$V_{CC} = 4.75V$	V _{CC} -1.5			V
Logical "0" Input Voltage	$V_{CC} = 4.75V$			0.8	V
Logical "1" Output Voltage	$V_{CC} = 4.75$ V, $I_{O} = -360 \ \mu$ A	2.4			V
Logical "0" Output Voltage	$V_{CC} = 4.75 V$, $I_{O} = 360 \ \mu A$			0.4	V
RIVE (See Family Characteristics	Data Sheet) (short circuit current)	•			
Output Source Current	$V_{CC} = 5V$	-1.75	-3.3		mA
(P-Channel)	$T_A = 25^{\circ}C, V_{OUT} = 0V$				
Output Source Current	$V_{CC} = 10V$	-8.0	-15		mA
(P-Channel)	$T_A = 25^{\circ}C, V_{OUT} = 0V$				
Output Sink Current	$V_{CC} = 5V$	1.75	3.6		mA
(N-Channel)	$T_A = 25^{\circ}C, V_{OUT} = 0V$				
Output Sink Current	$V_{CC} = 5V$	8.0	16		mA
(N-Channel)	$T_A = 25^{\circ}C, V_{OUT} = 0V$				
	CMOS Logical "1" Input Voltage Logical "0" Input Voltage Logical "1" Output Voltage Logical "1" Output Voltage Logical "0" Output Voltage Logical "1" Input Current Supply Current TL INTERFACE Logical "1" Input Voltage Logical "1" Input Voltage Logical "1" Output Voltage Logical "1" Output Voltage Code and the second	CMOSLogical "1" Input Voltage $V_{CC} = 5V$ $V_{CC} = 10V$ Logical "0" Input Voltage $V_{CC} = 10V$ Logical "1" Output Voltage $V_{CC} = 10V$ Logical "1" Output Voltage $V_{CC} = 10V$ Logical "1" Output Voltage $V_{CC} = 10V$, $I_{O} = -10 \mu A$ Logical "0" Output Voltage $V_{CC} = 10V, I_{O} = -10 \mu A$ Logical "0" Output Voltage $V_{CC} = 10V, I_{O} = 10 \mu A$ Logical "0" Input Current $V_{CC} = 15V, I_{O} = 10 \mu A$ Logical "0" Input Current $V_{CC} = 15V, V_{IN} = 15V$ Logical "0" Input Current $V_{CC} = 15V, V_{IN} = 0V$ Supply Current $V_{CC} = 15V, V_{IN} = 0V$ TLINTERFACELogical "1" Input Voltage $V_{CC} = 4.75V$ Logical "0" Output Voltage $V_{CC} = 4.75V$ Logical "0" Output Voltage $V_{CC} = 4.75V, I_{O} = -360 \mu A$ RIVE (See Family Characteristics Data Sheet) (short circuit current)Output Source Current $V_{CC} = 5V$ (P-Channel) $T_A = 25^\circ C, V_{OUT} = 0V$ Output Source Current $V_{CC} = 5V$ (P-Channel) $T_A = 25^\circ C, V_{OUT} = 0V$ Output Sink Current $V_{CC} = 5V$ (N-Channel) $T_A = 25^\circ C, V_{OUT} = 0V$ Output Sink Current $V_{CC} = 5V$ (N-Channel) $T_A = 25^\circ C, V_{OUT} = 0V$ Output Sink Current $V_{CC} = 5V$ (N-Channel) $T_A = 25^\circ C, V_{OUT} = 0V$ Output Sink Current $V_{CC} = 5V$	CMOS State V _{CC} = 5V 3.5 Logical "1" Input Voltage V _{CC} = 5V 8.0 Logical "0" Input Voltage V _{CC} = 5V 8.0 V _{CC} = 10V 8.0 V _{CC} = 5V Logical "1" Output Voltage V _{CC} = 5V, I ₀ = -10 μ A 4.5 V _{CC} = 10V, I ₀ = -10 μ A 9.0 V _{CC} = 5V, I ₀ = 10 μ A Logical "0" Output Voltage V _{CC} = 5V, I ₀ = 10 μ A 9.0 Logical "0" Output Voltage V _{CC} = 5V, I ₀ = 10 μ A 9.0 Logical "0" Input Current V _{CC} = 15V, V _{IN} = 10 μ A 9.0 Logical "1" Input Current V _{CC} = 15V, V _{IN} = 0V -1.0 Supply Current V _{CC} = 15V, V _{IN} = 0V -1.0 TL INTERFACE Iogical "1" Input Voltage V _{CC} = 4.75V V _{CC} -1.5 Logical "0" Input Voltage V _{CC} = 4.75V, I ₀ = -360 μ A 2.4 Logical "0" Output Voltage V _{CC} = 5V, I ₀ = 360 μ A 2.4 Logical "0" Output Voltage V _{CC} = 5V -1.75 Logical "0" Output Voltage V _{CC} = 5V -1.75 Output Source Current V _{CC} = 5V -	CMOS State Logical "1" Input Voltage $V_{CC} = 5V$ 3.5 Logical "0" Input Voltage $V_{CC} = 10V$ 8.0 Logical "0" Input Voltage $V_{CC} = 5V$ 8.0 Logical "1" Output Voltage $V_{CC} = 5V$, $I_{O} = -10 \mu A$ 4.5 V_{CC} = 10V, $I_{O} = -10 \mu A$ 9.0 9.0 Logical "0" Output Voltage $V_{CC} = 5V, I_{O} = 10 \mu A$ 9.0 Logical "0" Output Voltage $V_{CC} = 5V, I_{O} = 10 \mu A$ 9.0 Logical "1" Input Current $V_{CC} = 15V, V_{IN} = 15V$ 0.005 Logical "0" Input Current $V_{CC} = 15V, V_{IN} = 0V$ -1.0 -0.005 Supply Current $V_{CC} = 15V, V_{IN} = 0V$ 0.05 TLINTERFACE Logical "1" Input Voltage $V_{CC} = 4.75V$ $V_{CC} = 1.5$ Logical "0" Input Voltage $V_{CC} = 4.75V, I_{O} = -360 \mu A$ 2.4 Logical "0" Output Voltage $V_{CC} = 5V, I_{O} = -360 \mu A$ 2.4 Logical "0" Output Voltage $V_{CC} = 5V, I_{O} = 360 \mu A$ -1.75 -3.3 RIVE (See Family Characteristics Data Sheet) (short circuit current) Output Source Current $V_{CC} = 5V, I_{O} = 0V$	CMOS 3.5 3.6 Logical "1" Input Voltage $V_{CC} = 5V$ 8.0 Logical "0" Input Voltage $V_{CC} = 5V$ 1.5 V _{CC} = 10V 2.0 Logical "1" Output Voltage $V_{CC} = 5V$, $V_{CC} = 10 \mu A$ 4.5 V _{CC} = 10V, $I_O = -10 \mu A$ 9.0 0.5 Logical "0" Output Voltage $V_{CC} = 5V$, $I_O = 10 \mu A$ 9.0 Logical "0" Output Voltage $V_{CC} = 5V$, $I_O = 10 \mu A$ 9.0 Logical "0" Output Voltage $V_{CC} = 5V$, $I_O = 10 \mu A$ 9.0 Logical "0" Output Voltage $V_{CC} = 15V$, $V_{IN} = 15V$ 0.005 1.0 Logical "0" Input Current $V_{CC} = 15V$, $V_{IN} = 0V$ -1.0 -0.005 Supply Current $V_{CC} = 15V$ 0.05 300 TLINTERFACE 0.05 0.05 0.05 Logical "1" Input Voltage $V_{CC} = 4.75V$ $V_{CC} - 1.5$ 0.8 Logical "0" Input Voltage $V_{CC} = 4.75V$, $I_O = 360 \mu A$ 0.4 0.4 RIVE (See Family Characteristics Data Sheet) (short circuit current) 0.4 0.4 0.4 <tr< td=""></tr<>

MM74C174

18V

www.fairchildsemi.com

Symbol	Parameter	Conditions	Min	Тур	Max	Uni
t _{pd}	Propagation Delay Time to a Logical	$V_{CC} = 5V$		150	300	ns
-	"0" or Logical "1" from Clock to Q	$V_{CC} = 10V$		70	110	ns
t _{pd}	Propagation Delay Time to	$V_{CC} = 5V$		110	300	ns
	a Logical "0" from Clear	$V_{CC} = 10V$		50	110	ns
t _{S1} , t _{S0}	Time Prior to Clock Pulse that	$V_{CC} = 5V$	75			ns
	Data Must be Present	$V_{CC} = 10V$	25			ns
t _{H1} , t _{H0}	Time after Clock Pulse	$V_{CC} = 5V$	0	-10		ns
	that Data Must be Held	$V_{CC} = 10V$	0	-5.0		n
t _W	Minimum Clock Pulse Width	$V_{CC} = 5V$		50	250	ns
		$V_{CC} = 10V$		35	100	ns
t _W	Minimum Clear Pulse Width	$V_{CC} = 5V$		65	140	ns
		$V_{CC} = 10V$		35	70	ns
t _r , t _f	Maximum Clock Rise and	$V_{CC} = 5V$	15	>1200		με
	Fall Time	$V_{CC} = 10V$	5.0	>1200		με
f _{MAX}	Maximum Clock Frequency	$V_{CC} = 5V$	2.0	6.5		MH
		$V_{CC} = 10V$	5.0	12		MH
CIN	Input Capacitance	Clear Input (Note 3)		11		pF
		Any Other Input		5.0		pF
C _{PD}	Power Dissipation Capacitance	Per Package (Note 4)		95		pF

Note 2: AC Parameters are guaranteed by DC correlated testing.


Note 3: Capacitance is guaranteed by periodic testing.


Note 4: C_{PD} determines the no load AC power consumption of any CMOS device. For complete explanation see Family Characteristics Application Note AN-90.

AC Test Circuit

INPUT

Switching Time Waveforms





www.fairchildsemi.com

